Design of an ALU using a Hybrid Synchronous Counter
Year: 2024
Type: article
Abstract: In computing, an arithmetic logic unit is a combined digital circuit that performs bitwise and mathematical operations on integers and binary integers. The aim of this paper is to design an ALU using 8-bit. Programmable synchronous counter, that is a combination of straight and twisted ring counters. It performs ALU operations on two 4-bit binary values and outputs the result. An ALU performs the arithmetic and logical operations on two 4- bit numbers. These operations include addition, subtraction, logical AND, OR, XNOR, LEFT SHIFT AND RIGHT SHIFT. Multiple ALU outputs are possible based on the values of select lines received from the counters.
Authors: Divij Joshi, K.B. Ramesh
Language: English
Subfield: Electrical and Electronic Engineering
Field: Engineering
Domain: Physical Sciences
Open Access status: green
OpenAlex ID: W6893038495
FWCI:
Cites:
Cited by:
Related to: