Design and Optimization of a Wallace Tree Multiplier Using Han-Carlson Adder for High-Performance Arithmetic Units
Year: 2025
Type: article
Abstract: High-speed multiplication is a critical operation in digital signal processing, cryptography, and scientific computing. Wallace Tree multipliers are widely known for their efficient partial product reduction using parallel compressor logic. However, the final addition stage significantly impacts the overall performance of the multiplier. In this work, we propose a performance-enhanced 16-bit Wallace Tree multiplier architecture by replacing the conventional Brent-Kung Adder with a Han-Carlson Adder for the final summation. The Han-Carlson adder provides a balanced trade-off between logic depth and wiring complexity, thereby reducing delay while maintaining area efficiency. A comparative analysis was conducted using Verilog HDL and synthesized on an FPGA platform. Results demonstrate that the proposed architecture achieves lower propagation delay with competitive area usage, making it suitable for real-time arithmetic-intensive applications.
Authors: Kaipu Chandrika, Dr. M Apparao
Language: English
Subfield: Electrical and Electronic Engineering
Field: Engineering
Domain: Physical Sciences
Open Access status: green
OpenAlex ID: W6893410059
FWCI:
Cites:
Cited by:
Related to: