UVM-Based Verification of a Configurable Data Flow-Control IP Core for FPGA CNN Accelerators