Development and Optimization of Electric-Double-Layer Gated Transistors Based on Low-Dimensional Materials: Gate-All-Around InAs Nanowire Arrays and Graphene Channels