SystemVerilog Scheduling Semantics
Year: 2025
Type: conference-paper
Abstract: SystemVerilog simulation tools use a stratified event scheduler. Determining when signal updates and observations occur depends on how procedural and continuous assignments are ordered across the simulation time slot regions. This paper shows an overview of these regions and clarifies their roles, which helps avoid race conditions and ensures predictable interactions between design and testbench components. Table of contents I. IntroductionII. Systemverilog Event RegionsIII. Illustrative Example: Visibility Across Regions in One Time SlotIV. Program Blocks Vs. Module Blocks in Testbench SchedulingV. UVM Interactions With the Event SchedulerVI. Conclusion
Author: Ali Adel
Language: English
Subfield: Hardware and Architecture
Field: Computer Science
Domain: Physical Sciences
Open Access status: green
OpenAlex ID: W7093113134
FWCI:
Cites:
Cited by:
Related to: