Work

Trace Theoretic Verification of Timed Circuits: Correctness, Reduction, and Interpretation.

Type: article

Author: Eric Mercer

Language: English

Topic: Formal Methods in Verification

Subfield: Computational Theory and Mathematics

Field: Computer Science

Domain: Physical Sciences

Open Access status: closed

OpenAlex ID: W7096086902

Cites:

Cited by:

Related to: 10