A CMOS VLSI Design for Low-Power High-Sensitivity Sensor Interface Circuits Using Bayesian Sampling Plan–Based Quality Control