An Efficient Design Space Exploration Framework for FPGA Overlay Accelerators through Frequency Prediction and Bayesian Optimization