Provably Correct and Scalable Clock Modeling for FPGA-based Emulation
Year: 2026
Type: article
DOI: 10.1145/3859871
Language: English
Subfield: Hardware and Architecture
Field: Computer Science
Domain: Physical Sciences
Open Access status: closed
OpenAlex ID: W7223175641
