Work

Provably Correct and Scalable Clock Modeling for FPGA-based Emulation