Wafer scale integration for massively parallel memory-based reasoning
Year: 1992
Type: conference-paper
Authors: Hiroaki Kitano, Moritoshi Yasunaga
Institution: Carnegie Mellon University
Language: English
Subfield: Electrical and Electronic Engineering
Field: Engineering
Domain: Physical Sciences
Open Access status: closed
OpenAlex ID: W81589881
