Automatic Synthesis and Verification of Gate-Level Timed Circuits
Year: 1994
Type: article
Authors: Chris J. Myers, Tomas Rokicki, Teresa H. Meng
Language: English
Subfield: Computational Theory and Mathematics
Field: Computer Science
Domain: Physical Sciences
Open Access status: closed
OpenAlex ID: W97294771