Author

Hideki Takauchi

Observed name: H. Takauchi

Institution: Fujitsu (Japan)

Observed institution: Fujitsu (Japan)

OpenAlex ID: A5000196535

A CMOS multichannel 10-Gb/s transceiver

2003 · H. Takauchi, H. Tamura, et al. · IEEE Journal of Solid-State Circuits · 61

A 5-6.4-Gb/s 12-channel transceiver with pre-emphasis and equalization

2005 · H. Higashi, S. Masaki, et al. · IEEE Journal of Solid-State Circuits · 52

Electrical properties of Au/ and YBa2Cu3O7−x/SrTi1−yNbyO3 diodes

1991 · A. Yoshida, H. Tamura, et al. · Journal of Applied Physics · 49

A 1.95 GHz Fully Integrated Envelope Elimination and Restoration CMOS Power Amplifier Using Timing Alignment Technique for WCDMA and LTE

2014 · Kazuaki Oishi, Eiji Yoshida, et al. · IEEE Journal of Solid-State Circuits · 45

A 56-Gb/s receiver front-end with a CTLE and 1-tap DFE in 20-nm CMOS

2014 · Takayuki Shibasaki, Win Chaivipas, et al. · Symposium on VLSI Circuits · 34

5 Gb/s bidirectional balanced-line link compliant with plesiochronous clocking

2002 · H. Tamura, M. Kibune, et al. · Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference · 32

Pt/PZT/n-SrTiO3 Ferroelectric Memory Diode

1996 · Kohtaroh Gotoh, Hirotaka Tamura, et al. · Japanese Journal of Applied Physics · 29

PDF

A pulse-based, parallel-element macromodel for ferroelectric capacitors

2000 · A. Sheikholeslami, P.G. Gulak, et al. · IEEE Transactions on Ultrasonics Ferroelectrics and Frequency Control · 25

A CMOS multi-channel 10Gb/s transceiver

2003 · H. Takauchi, H. Tamura, et al. · Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference · 23

A 2B parallel 1.25 Gb/s interconnect I/O interface with self-configurable link and plesiochronous clocking

2003 · K. Gotoh, H. Tamura, et al. · Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference · 19

5-6.4 Gbps 12 channel transceiver with pre-emphasis and equalizer

2004 · H. Higashi, S. Masaki, et al. · Symposium on VLSI Circuits · 15

3.2 A 1.95GHz fully integrated envelope elimination and restoration CMOS power amplifier with envelope/phase generator and timing aligner for WCDMA and LTE

2014 · Kazuaki Oishi, Eiji Yoshida, et al. · Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference · 14

Growth of Epitaxial CeO2 Films on (1̄012) Sapphire by Halide Source Plasma Enhanced Chemical Vapor Deposition

1994 · Hiroshi Nakao, Hideki Yamawaki, et al. · Japanese Journal of Applied Physics · 12

Transistor characteristics in a three-terminal structure having YBa2Cu3O7−x electrodes on an insulating SrTiO3 substrate

1991 · Akira Yoshida, Hirotaka Tamura, et al. · Applied Physics Letters · 11

Rectifying current-voltage characteristics in YBa2Cu3O7−x/NdGaO3/ n-SrTiO3 diodes

1992 · H. Takauchi, A. Yoshida, et al. · Applied Physics Letters · 9

Dielectric–base transistor using YBa2Cu3O7−x/NdGaO3/SrTiO3 heterostructures

1992 · Akira Yoshida, Hirotaka Tamura, et al. · Journal of Applied Physics · 9

Three-terminal field effect superconducting device using SrTiO/sub 3/ channel

1995 · A. Yoshida, H. Tamura, et al. · IEEE Transactions on Applied Superconductivity · 7

Improved Emitter-Base Junction with In2O3 in Dielectric-Base Transistor

1995 · Tsunehiro Hato, Hideki Takauchi, et al. · Japanese Journal of Applied Physics · 5

A 0.8-1.3V 16-channel 2.5Gb/s high-speed serial transceiver in a 90nm standard CMOS process

2006 · Yoshiyasu Doi, S. Masaki, et al. · Custom Integrated Circuits Conference · 4

Model-Based development of solar-to-hydrogen conversion system with dynamic operating point control of multiple DC-DC converters

2018 · Yu Yonezawa, Manabe Atsushi, et al. · International Conference on Renewable Energy Research and Applications (ICRERA) · 3

Increasing the current density of dielectric-base transistors with an MgO emitter-base barrier

1994 · A. Yoshida, H. Tamura, et al. · IEEE Transactions on Applied Superconductivity · 3

A 56-Gb/s Wireline Transceiver in 20nm CMOS

2015 · Takayuki Shibasaki, Yanfei Chen, et al. · Technical digest -- IEEE Compound Semiconductor Integrated Circuit Symposium · 2

Novel gain cell with ferroelectric coplanar capacitor for high-density nonvolatile random-access memory

2002 · M. Aoki, H. Takauchi, et al. · Technical digest - International Electron Devices Meeting/Technical digest · 2

A CMOS multi-channel 10-Gb/s Transceiver

2003 · Satoshi Matsubara, Hirotaka Tamura, et al. · 電子情報通信学会技術研究報告. ICD, 集積回路 · 1

An optical parallel transceiver with polymeric three dimensional waveguide

2006 · Osamu Daikuhara, Shigenori Aoki, et al. · Combinatorial Pattern Matching

Works count: 29

Citation count: 466

H-index: 12

I10-index: 14