Product
Help
Pricing
About
Jobs
Log in
Get started
Author
Add to collection
Shin‐Dug Kim
Observed names:
Kim Shin-Dug,
Shin-Dug KIM,
Shin-Dug Kim,
Shin-dug Kim,
ShinDug Kim
Institution:
Yonsei University
Observed institutions:
NCR (United States),
Namseoul University,
IBM (United States),
Electronics and Telecommunications Research Institute,
Kwangwoon University,
Yonsei University,
Purdue University West Lafayette,
Samsung (South Korea),
IEEE Computer Society
show all 9
ORCID:
0000-0002-2642-6662
Observed ORCID:
0000-0002-2642-6662
OpenAlex ID:
A5032646530
Electroencephalography Based Fusion Two-Dimensional (2D)-Convolution Neural Networks (CNN) Model for Emotion Recognition System
2018
·
Yea-Hoon Kwon
, Sae-Byuk Shin
, et al.
·
Sensors
·
214
PDF
Design and evaluation of a selective compressed memory system
2003
·
Jang-Soo Lee
, Won-Kee Hong
, et al.
·
IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD)
·
94
Real-Time Visual–Inertial SLAM Based on Adaptive Keyframe Selection for Mobile AR Applications
2019
·
Jin-Chun Piao
, Shin-Dug Kim
·
IEEE Transactions on Multimedia
·
78
Augmenting the Optimal Selection Theory for Superconcurrency
2005
·
Mu-Cheng Wang
, Shin-Dug Kim
, et al.
·
Workshop on Heterogeneous Processing
·
51
Adaptive Monocular Visual–Inertial SLAM for Real-Time Augmented Reality Applications in Mobile Devices
2017
·
Jin-Chun Piao
, Shin-Dug Kim
·
Sensors
·
44
PDF
Task scheduling in distributed computing systems with a genetic algorithm
2002
·
Sung-Ho Woo
, Sung-Bong Yang
, et al.
·
International Conference on High Performance Computing in Asia-Pacific Region (HPC Asia)
·
38
Personalized Service Discovery in Ubiquitous Computing Environments
2009
·
Kyung-Lang Park
, Uram H. Yoon
, et al.
·
IEEE Pervasive Computing
·
36
An on-chip cache compression technique to reduce decompression overhead and design complexity
2000
·
Jang-Soo Lee
, Won-Kee Hong
, et al.
·
Journal of Systems Architecture
·
36
A Low Power TLB Structure for Embedded Systems
2002
·
Jin-Hyuck Choi
, Jung-Hoon Lee
, et al.
·
IEEE Computer Architecture Letters
·
34
A new NAND-type flash memory package with smart buffer system for spatial and temporal localities
2004
·
Jung-Hoon Lee
, Gi-Ho Park
, et al.
·
Journal of Systems Architecture
·
30
Effective lazy training method for deep q-network in obstacle avoidance and path planning
2017
·
Juan Wu
, Seabyuk Shin
, et al.
·
Conference proceedings/Conference proceedings - IEEE International Conference on Systems, Man, and Cybernetics
·
28
A Pattern Adaptive NAND Flash Memory Storage Structure
2010
·
Seung-Ho Park
, Jung-Wook Park
, et al.
·
IEEE Transactions on Computers
·
27
A hybrid flash translation layer design for SLC–MLC flash memory based multibank solid state disk
2010
·
Jung-Wook Park
, Seung-Ho Park
, et al.
·
Microprocessors and Microsystems
·
25
A new cache architecture based on temporal and spatial locality
2000
·
Jung-Hoon Lee
, Jang-Soo Lee
, et al.
·
Journal of Systems Architecture
·
23
Limitations imposed on mixed-mode performance of optimized phases due to temporal juxtaposition
1991
·
Thomas B. Berg
, Shin-dug Kim
, et al.
·
Journal of Parallel and Distributed Computing
·
22
A selective filter-bank TLB system
2003
·
Jung-Hoon Lee
, Gi-ho Park
, et al.
·
International Symposium on Low Power Electronics and Design (ISLPED)
·
20
Modeling overlapped operation between the control unit and processing elements in an SIMD machine
1991
·
Shin-Dug Kim
, Mark A. Nichols
, et al.
·
Journal of Parallel and Distributed Computing
·
20
A Code Based Fruit Recognition Method Via Image Convertion Using Multiple Features
2014
·
Jang-yoon Kim
, Michael Vogl
, et al.
·
International Conference on IT Convergence and Security (ICITCS)
·
17
Optimized Memory-Disk Integrated System with DRAM and Nonvolatile Memory
2016
·
Su-Kyung Yoon
, Young-Sun Youn
, et al.
·
IEEE Transactions on Multi-Scale Computing Systems
·
15
An intelligent cache system with hardware prefetching for high performance
2003
·
Jung-Hoon Lee
, Seh-woong Jeong
, et al.
·
IEEE Transactions on Computers
·
14
A banked-promotion TLB for high performance and low power
2002
·
Jung-Hoon Lee
, Jang-Soo Lee
, et al.
·
IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD)
·
14
Dynamic Partitioning-based JPEG Decompression on Heterogeneous Multicore Architectures
2014
·
Wasuwee Sodsong
, Jingun Hong
, et al.
·
International Workshop on Programming Models and Applications for Multicores and Manycores (PMAM)
·
13
PDF
Data Classification Management with its Interfacing Structure for Hybrid SLC/MLC PRAM Main Memory
2014
·
Sung-In Jang
, Su-Kyung Yoon
, et al.
·
The Computer Journal
·
12
Regression Prefetcher with Preprocessing for DRAM-PCM Hybrid Main Memory
2018
·
Ji-Tae Yun
, Su-Kyung Yoon
, et al.
·
IEEE Computer Architecture Letters
·
11
Self-Adaptive Filtering Algorithm with PCM-Based Memory Storage System
2018
·
Su-Kyung Yoon
, Jitae Yun
, et al.
·
ACM Transactions on Embedded Computing Systems
·
11
Show more works
View as search
Works count:
227
Citation count:
1,477
H-index:
17
I10-index:
34
Year
Topic
Type
