Author

Alexandru Amaricăi

Observed names: A. AMARICAI, A. Amaricai, Alexandru AMARICAI, Alexandru Amaricai, Alexandru Amaricai-Boncalo, Alexandru Amăricăi, Amaricai, Alexandru

Observed institution: Politehnica University of Timisoara

ORCID: 0000-0002-2706-1781

Observed ORCID: 0000-0002-2706-1781

OpenAlex ID: A5045308058

An FPGA sliding window-based architecture harris corner detector

2014 · Alexandru Amaricai, Constantina-Elena Gavriliu, et al. · International Conference on Field Programmable Logic and Applications (FPL) · 37

FPGA design of high throughput LDPC decoder based on imprecise Offset Min-Sum decoding

2015 · Truong Nguyen-Ly, Khoa Le, et al. · IEEE International New Circuits and Systems Conference (NEWCAS) · 31

Design Issues and Implementations for Floating-Point Divide–Add Fused

2010 · Alexandru Amaricai, Mircea Vladutiu, et al. · IEEE Transactions on Circuits & Systems II Express Briefs · 26

Layered LDPC Decoders With Efficient Memory Access Scheduling and Mapping and Built-In Support for Pipeline Hazards Mitigation

2018 · Oana Boncalo, Gyorgy Kolumban-Antal, et al. · IEEE Transactions on Circuits and Systems I Regular Papers · 25

Ultra High Throughput Unrolled Layered Architecture for QC-LDPC Decoders

2017 · Oana Boncalo, Alexandru Amaricai · IEEE Computer Society Annual Symposium on VLSI · 16

FPGA architecture of multi-codeword LDPC decoder with efficient BRAM utilization

2016 · Sergiu Nimara, Oana Boncalo, et al. · IEEE International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS) · 15

Design Trade-offs in Configurable FPGA Architectures for K-Means Clustering

2017 · Alexandru AMARICAI · Studies in Informatics and Control · 14

PDF

Memory efficient FPGA implementation for flooded LDPC decoder

2015 · Alexandru Amaricai, Oana Boncalo, et al. · Telecommunications Forum (TELFOR) · 13

Linear Compositional Delay Model for the Timing Analysis of Sub-Powered Combinational Circuits

2014 · Jiaoyan Chen, Christian Spagnol, et al. · IEEE Computer Society Annual Symposium on VLSI · 12

Probabilistic Gate Level Fault Modeling for Near and Sub-Threshold CMOS Circuits

2014 · Alexandru Amaricai, Sergiu Nimara, et al. · Euromicro Conference on Digital System Design (DSD) · 11

Low‐precision DSP‐based floating‐point multiply‐add fused for Field Programmable Gate Arrays

2014 · Alexandru Amaricai, Oana Boncalo, et al. · IET Computers & Digital Techniques · 10

PDF

Using Simulated Fault Injection for Fault Tolerance Assessment of Quantum Circuits

2007 · Oana Boncalo, Mihai Udrescu, et al. · Annual Simulation Symposium (ANSS) · 10

Design of Addition and Multiplication Units for High Performance Interval Arithmetic Processor

2007 · Alexandru Amaricai, Mircea Vladutiu, et al. · IEEE International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS) · 10

Cost-efficient FPGA layered LDPC decoder with serial AP-LLR processing

2014 · Oana Boncalo, Alexandru Amaricai, et al. · International Conference on Field Programmable Logic and Applications (FPL) · 9

Direct FPGA-based power profiling for a RISC processor

2015 · Cosmin Cernazanu-Glavan, Marius Marcu, et al. · IEEE International Instrumentation and Measurement Technology Conference · 8

Multi-Level Simulated Fault Injection for Data Dependent Reliability Analysis of RTL Circuit Descriptions

2016 · S. NIMARA, A. AMARICAI, et al. · Advances in Electrical and Computer Engineering · 6

Memory trade-offs in layered self-corrected min-sum LDPC decoders

2015 · Oana Boncalo, Alexandru Amaricai, et al. · Analog Integrated Circuits and Signal Processing · 6

Cost effective FPGA probabilistic fault emulation

2014 · O. Boncalo, A. Amaricai, et al. · NORCHIP · 6

SRT radix-2 dividers with (5,4) redundant representation of partial remainder

2013 · Alexandru Amaricai, Oana Boncalo · NORCHIP · 6

A moving window architecture for a HW/SW codesign based Canny edge detection for FPGA

2012 · A. Amaricai, O. Boncalo, et al. · IEEE International Conference on Microelectronics (MIEL) · 6

Timing error analysis of flooded LDPC decoders

2015 · Alexandru Amaricai, Valentin Savin, et al. · IEEE International Conference on Microwaves, Communications, Antennas and Electronic Systems (COMCAS) · 5

Check node unit for LDPC decoders based on one‐hot data representation of messages

2015 · O. Boncalo, A. Amaricai, et al. · Electronics Letters · 5

Sub-threshold CMOS circuits reliability assessment using simulated fault injection based on simulator commands

2015 · Sergiu Nimara, Alexandru Amaricai, et al. · IEEE International Symposium on Applied Computational Intelligence and Informatics (SACI) · 5

Design of floating point units for interval arithmetic

2009 · Alexandru Amaricai, Mircea Vladutiu, et al. · Conference on Ph.D. Research in Microelectronics and Electronics · 5

Floating point multiplication rounding schemes for interval arithmetic

2008 · Alexandru Amaricai, Mircea Vladutiu, et al. · IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP) · 5

Works count: 81

Citation count: 384

H-index: 10

I10-index: 13