Product
Help
Pricing
About
Jobs
Log in
Get started
Author
Add to collection
Mark B. Josephs
Observed names:
M. Josephs,
M.B. Josephs,
Mark Josephs
Institution:
Birmingham City University
Observed institutions:
Birmingham City University,
IBM (United States),
University of Hertfordshire,
Washington University in St. Louis,
London South Bank University,
University of Oxford,
IBM Research - Thomas J. Watson Research Center,
Eindhoven University of Technology
show all 8
ORCID:
0000-0003-3379-9608
Observed ORCID:
0000-0003-3379-9608
OpenAlex ID:
A5084580777
A state-based approach to communicating processes
1988
·
Mark B. Josephs
·
Distributed Computing
·
100
Receptive process theory
1992
·
Mark B. Josephs
·
Acta Informatica
·
85
A Theory of Synchrony and Asynchrony.
1990
·
Jifeng He
, Mark B. Josephs
, et al.
·
Oxford University Research Archive (ORA) (University of Oxford)
·
49
Modeling and design of asynchronous circuits
1999
·
M.B. Josephs
, S.M. Nowick
, et al.
·
Proceedings of the IEEE
·
40
CMOS design of the tree arbiter element
1996
·
M.B. Josephs
, J.T. Yantchev
·
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
·
35
An overview of D-I algebra
2002
·
M.B. Josephs
, J.T. Udding
·
Hawaii International Conference on System Sciences (HICSS)
·
33
Cybersecurity Metrics for Enhanced Protection of Healthcare IT Systems
2019
·
Yussuf Ahmed
, Syed Naqvi
, et al.
·
International Symposium on Medical Information and Communication Technology
·
32
The semantics of lazy functional languages
1989
·
Mark B. Josephs
·
Theoretical Computer Science
·
32
Cyber-Risks in the Industrial Internet of Things (IIoT): Towards a Method for Continuous Assessment
2018
·
Carolina Adaros Boye
, Paul Kearney
, et al.
·
Lecture notes in computer science
·
29
Delay-insensitive circuits: An algebraic approach to their design
2006
·
Mark B. Josephs
, Jan Tijmen Udding
·
Springer eBooks
·
27
An algebra for delay-insensitive circuits
2005
·
Mark B. Josephs
, Jan Tijmen Udding
·
Springer eBooks
·
27
PDF
The date refinement calculator for Z specifications
1988
·
Mark B. Josephs
·
Information Processing Letters
·
22
Special Issue On Asynchronous Circuits And Systems
1999
·
S.M. Nowick
, M.B. Josephs
, et al.
·
Proceedings of the IEEE
·
18
A Programming Approach to the Design of Asynchronous Logic Blocks
2002
·
Mark B. Josephs
, Dennis P. Furey
·
Lecture notes in computer science
·
17
Modelling and verification of delay-insensitive circuits using CCS and the Concurrency Workbench
2004
·
Hemangee K. Kapoor
, Mark B. Josephs
·
Information Processing Letters
·
16
Intrusion Detection for Industrial Control Systems by Machine Learning using Privileged Information
2021
·
Moojan Pordelkhaki
, Shereen Fouad
, et al.
·
IEEE International Conference on Intelligence and Security Informatics (ISI)
·
12
PDF
Sequencer circuits for VLSI programming
2002
·
A. Bailey
, M.B. Josephs
·
Working Conference on Asynchronous Design Methodologies
·
12
Low-latency asynchronous FIFO buffers
2002
·
J.T. Yantchev
, C.G. Huang
, et al.
·
Working Conference on Asynchronous Design Methodologies
·
12
A formal description of the OMG's Core Object Model and the meaning of compatible extension
1995
·
Iain S.C. Houston
, Mark B. Josephs
·
Computer Standards & Interfaces
·
11
Specifying distributed CICS in Z: Accessing local and remote resources
1994
·
Iain S. C. Houston
, Mark B. Josephs
·
Formal Aspects of Computing
·
11
Formal design of an asynchronous DSP counterflow pipeline: a case study in handshake algebra
2002
·
M.B. Josephs
, P.G. Lucassen
, et al.
·
IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)
·
10
The Design of a Delay-Insensitive Stack
1991
·
Mark B. Josephs
, Jan Tijmen Udding
·
Workshops in computing
·
10
A Research-Led Practice-Driven Digital Forensic Curriculum to Train Next Generation of Cyber Firefighters
2019
·
Syed Naqvi
, Peter Sommer
, et al.
·
IEEE Global Engineering Education Conference (EDUCON)
·
9
Aggregation of security metrics for decision making
2018
·
Yussuf Ahmed
, Syed Naqvi
, et al.
·
European Conference on Software Architecture
·
8
Gate-level modelling and verification of asynchronous circuits using CSPM and FDR
2007
·
Mark B. Josephs
·
IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)
·
8
Show more works
View as search
Works count:
59
Citation count:
794
H-index:
15
I10-index:
22
Year
Topic
Type