Get started
Author

Hans Hegt

Observed names: H J A Hegt, H. Hegt
OpenAlex ID: A5113689087
A 14 bit 200 MS/s DAC With SFDR >78 dBc, IM3 < -83 dBc and NSD <-163 dBm/Hz Across the Whole Nyquist Band Enabled by Dynamic-Mismatch Mapping
2011 · Yongjian Tang, J Briaire, et al. · IEEE Journal of Solid-State Circuits · 90
Sigma-delta modulators operating at a limit cycle
2006 · S. Ouzounov, H. Hegt, et al. · IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing · 41
PDF
An on-chip self-calibration method for current mismatch in D/A converters
2005 · G.I. Radulov, P.J. Quinn, et al. · European Solid-State Circuits Conference (ESSCIRC) · 41
Smart and Flexible Digital-to-Analog Converters
2011 · Georgi Radulov, Patrick Quinn, et al. · Analog circuits and signal processing/Analog circuits and signal processing series · 24
On the Stability Analysis of High Order Sigma-Delta Modulators
2003 · Valeri Mladenov, Hans Hegt, et al. · Analog Integrated Circuits and Signal Processing · 18
Neural network hardware performance criteria
2002 · E. van Keulen, S. Colak, et al. · IEEE International Conference on Neural Networks/IEEE ... International Conference on Neural Networks · 17
A dynamic latched comparator for low supply voltages down to 0.45 V in 65-nm CMOS
2012 · Yu Lin, Kostas Doris, et al. · IEEE International Symposium on Circuits and Systems proceedings · 16
An 11b Pipeline ADC With Parallel-Sampling Technique for Converting Multi-Carrier Signals
2012 · Yu Lin, Kostas Doris, et al. · IEEE Transactions on Circuits and Systems I Regular Papers · 16
A Flexible ADC Approach for Mixed-signal SoC Platforms
2005 · A. Zanikopoulos, P. Harpe, et al. · IEEE International Symposium on Circuits and Systems proceedings · 16
An 8MHz, 72 dB SFDR Asynchronous Sigma-Delta Modulator with 1.5mW power dissipation
2004 · S. Ouzounov, E. Roza, et al. · Symposium on VLSI Circuits · 16
A 14b 200MS/s DAC with SFDR>78dBc, IM3<−83dBc and NSD<−163dBm/Hz across the whole Nyquist band enabled by dynamic-mismatch mapping
2010 · Yongjian Tang, J. Briaire, et al. · Symposium on VLSI Circuits · 14
PDF
Statistical Analysis of Mapping Technique for Timing Error Correction in Current-Steering DACs
2007 · Yongjian Tang, Hans Hegt, et al. · IEEE International Symposium on Circuits and Systems proceedings · 14
Design of MOS transconductors with low noise and low harmonic distortion for minimum current consumption
2006 · Sotir Ouzounov, Engel Roza, et al. · Integration · 14
Smart AD and DA Converters
2005 · A. van Roermund, H. Hegt, et al. · IEEE International Symposium on Circuits and Systems proceedings · 14
Neural network hardware performance criteria
2002 · E. van Keulen, S. Colak, et al. · IEEE International Conference on Neural Networks/IEEE ... International Conference on Neural Networks · 14
Design of high-performance asynchronous sigma delta modulators with a binary quantizer with hysteresis
2004 · S. Ouzounov, E. Roza, et al. · Custom Integrated Circuits Conference · 13
A flexible 12-bit self-calibrated quad-core current-steering DAC
2008 · Georgi I. Radulov, Patrick J. Quinn, et al. · IEEE Asia Pacific Conference on Circuits and Systems (APCCAS) · 12
On the stability of high order Sigma-Delta modulators
2002 · V. Mladenov, H. Hegt, et al. · IEEE International Conference on Electronics, Circuits and Systems (ICECS) · 12
Dynamic-Mismatch Mapping for Digitally-Assisted DACs
2013 · Yongjian Tang, Hans Hegt, et al. · Springer eBooks · 11
Parallel current-steering D/A Converters for Flexibility and Smartness
2007 · G.I. Radulov, P.J. Quinn, et al. · IEEE International Symposium on Circuits and Systems proceedings · 11
DDL-based calibration techniques for timing errors in current-steering DACs
2006 · Yongjian Tang, H. Hegt, et al. · IEEE International Symposium on Circuits and Systems proceedings · 11
Digital post-correction of front-end track-and-hold circuits in ADCs
2006 · P. Harpe, A. Zanikopoulos, et al. · IEEE International Symposium on Circuits and Systems proceedings · 10
Analog Calibration of Mismatches in an Open-Loop Track-and-Hold Circuit for Time-Interleaved ADCs
2007 · Pieter Harpe, Athon Zanikopoulos, et al. · IEEE International Symposium on Circuits and Systems proceedings · 9
A 62dB SFDR, 500MSPS, 15mW Open-Loop Track-and-Hold Circuit
2006 · Pieter Harpe, Athon Zanikopoulos, et al. · NORCHIP · 9
A femto-ampere sensitive direct-interface current-input sigma delta ADC for amperometric bio-sensor signal acquisition
2015 · Ketan J. Pol, Hans Hegt, et al. · IEEE Biomedical Circuits and Systems Conference (BioCAS) · 8
Works count: 100
Citation count: 553
H-index: 14
I10-index: 22
Year
Topic
Type