delay-locked loop
Description: An electronic feedback circuit that aligns signal timing using a controllable delay line, commonly used in digital and integrated circuit systems.
Primary topic: Advancements in PLL and VCO Technologies (52%)
Wikidata ID: wiki/Q492265
OpenAlex ID: keywords/delay-locked-loop
