Work

Information theoretic approach to address delay and reliability in long on-chip interconnects