Work

FPGA-Based Efficient Design Approach for Large-Size Two's Complement Squarers