Work

An FPGA-based multi-core approach for pipelining computing stages