Work

Double-patterning decomposition, design compliance, and verification algorithms at 32nm hp