Work

Practical compact modeling approaches and options for sub-0.1 μm CMOS technologies