Enabling coordinated register allocation and thread-level parallelism optimization for GPUs
Year: 2015
Type: conference-paper
Institutions: Peking University, Chinese Academy of Sciences
Language: English
Subfield: Hardware and Architecture
Field: Computer Science
Domain: Physical Sciences
Open Access status: closed
OpenAlex ID: W2232645663
