Work

Enabling coordinated register allocation and thread-level parallelism optimization for GPUs

FWCI: 7.727
Cites: 45
Cited by: 69
Related to: 10