Work

Process, design rule, and layout co-optimization for DSA based patterning of sub-10nm Finfet devices

FWCI: 3.258
Cites: 10
Cited by: 4
Related to: 10