Concurrent MAC unit design using VHDL for deep learning networks on FPGA