Ultra-Low Power High-Input Impedance Subthreshold CMOS Neural Front-End Amplifier
Year: 2019
Type: article
Abstract: An ultra-low power, voltage-mode front-end amplifier (FEA) for neural applications featuring subthreshold design is presented. This has been a topic of much research in implantable medical prosthetic devices during the past few decades to monitor and treat the neural disorders such as hearing or sight dysfunctions, epilepsy, Parkinson’s disease, paralysis. The FEA performs a critical signal detection operation in neural monitoring systems to ensure the biosignal fidelity. A matched double-MOS feedback technique is used to compensate the input leakage currents generated by low noise amplifier in the form of integrated circuit (IC), which is the primary reason for immense signal leakage in the input bias network. Therefore, this loop topology ensures that FEA maintains high impedance across a wide range of input frequency. The proposed FEA is implemented by using an SK Hynix 0.18 µm CMOS process. This IC consumes 320 nW in the area of 0.016 mm 2 and achieves the input impedance of 44.9 GΩ, and the input-referred noise of 153 nV/Hz 1/2 .
Authors: Sadeque Reza Khan, Iram Nadeem
Institutions: Heriot-Watt University, Chosun University
Language: English
Subfield: Electrical and Electronic Engineering
Field: Engineering
Domain: Physical Sciences
Open Access status: green
Funders: SK Hynix, IC Design Education Center
OpenAlex ID: W2940315744