Hardware Implementation of Min-Sum Decoder for Quasi-Cyclic Low-Density Parity Check (QC-LDPC) Codes
Year: 2009
Type: dissertation
Author: Otgontsetseg Sukhbaatar
Language: English
Subfield: Computer Networks and Communications
Field: Computer Science
Domain: Physical Sciences
Open Access status: closed
OpenAlex ID: W3122275
