NBL Causing Low Latch-up Immunity between HV-PMOS and LV-P/NMOS in a 0.15-µm BCD Process