Partial Response Detectionによるメモリ-プロセッサ間の低消費電力高速信号伝送方式
Year: 1997
Type: article
Source: 電子情報通信学会技術研究報告. ICD, 集積回路
Language: Japanese
Subfield: Electrical and Electronic Engineering
Field: Engineering
Domain: Physical Sciences
Open Access status: closed
OpenAlex ID: W355694392
