Using Transactional Level Models in a SoC Design Flow
Year: 2006
Type: book-chapter
Institution: STMicroelectronics (France)
Language: English
Subfield: Hardware and Architecture
Field: Computer Science
Domain: Physical Sciences
Open Access status: closed
OpenAlex ID: W45650200
