A Fully Pipelined Reconfigurable Max–Average Pooling Architecture for FPGA-Based CNN Accelerators