Product
Help
Pricing
About
Jobs
Log in
Get started
Author
Add to collection
Aloke Saha
Observed names:
A. Saha,
ALOKE SAHA
Institution:
Dr. B.C. Roy Engineering College
Observed institution:
Dr. B.C. Roy Engineering College
ORCID:
0000-0002-0531-5234
Observed ORCID:
0000-0002-0531-5234
OpenAlex ID:
A5015887462
Novel CMOS multi-bit counter for speed-power optimization in multiplier design
2018
·
Aloke Saha
, Rahul Pal
, et al.
·
AEU - International Journal of Electronics and Communications
·
41
Low‐power 6‐GHz wave‐pipelined 8 b × 8 b multiplier
2013
·
Aloke Saha
, Dipankar Pal
, et al.
·
IET Circuits Devices & Systems
·
30
PDF
DPL-based novel Binary-to-ternary converter on CMOS technology
2018
·
Aloke Saha
, Dipankar Pal
·
AEU - International Journal of Electronics and Communications
·
27
Efficient ternary comparator on CMOS technology
2021
·
Aloke Saha
, Narendra Deo Singh
, et al.
·
Microelectronics Journal
·
21
Pair-Wise Urdhava-Tiryagbhyam (UT) Vedic Ternary multiplier
2021
·
Aloke Saha
, Rakesh Kumar Singh
, et al.
·
Microelectronics Journal
·
20
DPL-based novel time equalized CMOS ternary-to-binary converter
2019
·
Aloke Saha
, Dipankar Pal
·
International Journal of Electronics
·
20
DPL-based novel CMOS 1-Trit Ternary Full-Adder
2020
·
Aloke Saha
, Rakesh Kumar Singh
, et al.
·
International Journal of Electronics
·
17
Benchmarking of DPL-based 8b × 8b novel wave-pipelined multiplier
2016
·
Aloke Saha
, Dipankar Pal
, et al.
·
International Journal of Electronics Letters
·
17
Novel High Speed MCML 8-Bit by 8-Bit Multiplier
2011
·
A. Saha
, D. Pal
, et al.
·
International Conference on Devices and Communications
·
10
Systematic design strategy for DPL-based ternary logic circuit
2020
·
Aloke Saha
, Narendra Deo Singh
·
International Journal of Nanoparticles
·
9
Novel Self-Pipelining Approach for Speed-Power Efficient Reliable Binary Multiplication
2019
·
Aloke Saha
, Rahul Pal
, et al.
·
Micro and Nanosystems
·
6
Fast Complete Ternary Addition with Novel 3:1 T-Multiplexer
2022
·
Aloke Saha
, Rahul Pal
, et al.
·
Micro and Nanosystems
·
5
LP-HS Logic Evaluation on TSMC 0.18μm CMOS Technology
2017
·
Aloke Saha
, Sushil Kumar
, et al.
·
International Journal of High Speed Electronics and Systems
·
5
Speed-Power Efficient Novel CMOS Unary-to-Ternary Encoder
2023
·
Aloke Saha
, Prerona Sanyal
, et al.
·
IETE Journal of Research
·
3
One Dimensional Chaotic Map Implementation in FPGA Board for Image Encryption
2023
·
Pradipta Sarkar
, Anup Kumar Das
, et al.
·
Devices for Integrated Circuit (DevIC)
·
3
Novel 9:1 Ternary Multiplexer on 32nm CMOS Technology
2021
·
Rahul Pal
, Rakesh Kumar Singh
, et al.
·
Devices for Integrated Circuit (DevIC)
·
3
Ternary Middle Value Decoder (T-MVD) on 90nm CMOS Technology
2020
·
Marisha Gautam
, Pratik Rajhans
, et al.
·
National Conference on Emerging Trends on Sustainable Technology and Engineering Applications (NCETSTEA)
·
3
Two dimensional chaotic scheme for image encryption in FPGA
2025
·
Pradipta Sarkar
, Anup Kumar Das
, et al.
·
Analog Integrated Circuits and Signal Processing
·
2
Low-PDP 7:3-Counter with Novel Multi-threshold 2:1-Multiplexer
2025
·
Eshita Bandyopadhyay
, Nikki Singh
, et al.
·
Devices for Integrated Circuit (DevIC)
·
2
Novel Single-Step 32nm-CMOS Hardware T-Encryptor/Decryptor
2023
·
Aloke Saha
, Rakesh Kumar Singh
, et al.
·
IETE Journal of Research
·
2
Novel CMOS 1-Digit BCD-Adder Correction Circuit
2023
·
Shatabhisa Goswami
, Ananya Mandal
, et al.
·
Lecture notes in electrical engineering
·
2
Cavity-Backed Substrate Integrated Waveguide Antenna With two connected I Slot for Dual Frequency Operation
2022
·
Arnab Mukhopadhyay
, Srijita Chakraborty
, et al.
·
Interdisciplinary Research in Technology and Management (IRTM)
·
2
DPL-Based Novel 1-Trit Ternary Half-Subtractor
2019
·
Rahul Raj
, Rakesh Kumar Singh
, et al.
·
Lecture notes in electrical engineering
·
2
Novel Approach to Design DPL-based Ternary Logic Circuits
2018
·
Narendra Deo Singh
, Rakesh Kumar Singh
, et al.
·
2018 IEEE Electron Devices Kolkata Conference (EDKCON)
·
2
Cellular automata based chaotic image encryption scheme implemented in FPGA
2026
·
Pradipta Sarkar
, Anup Das
, et al.
·
Multimedia Tools and Applications
·
1
Show more works
View as search
Works count:
40
Citation count:
264
H-index:
9
I10-index:
9
Year
Topic
Type