Product
Help
Pricing
About
Jobs
Log in
Get started
Author
Add to collection
Wayne Luk
Observed names:
Luk, Wayne,
W. Luk
Institution:
Imperial College London
Observed institution:
Imperial College London
ORCID:
0000-0002-6750-927X
Observed ORCID:
0000-0002-6750-927X
OpenAlex ID:
A5110068140
Hardware Acceleration of Hidden Markov Model Decoding for Person Detection
2005
·
S.A. Fahmy
, P.Y.K. Cheung
, et al.
·
Design, Automation, and Test in Europe
·
15
A Structured Methodology for System-on-an-FPGA Design
2004
·
P. Sedcole
, P. Y. K. Cheung
, et al.
·
Lecture notes in computer science
·
11
UNITE: Uniform Hardware-Based Network Intrusion deTection Engine
2006
·
S. Yusuf
, W. Luk
, et al.
·
Lecture notes in computer science
·
6
Optimizing LLM inference for FPGAs
2025
·
Jorge R De Freitas
, Jose G. F. Coutinho
, et al.
·
IEEE International Conference on ASIC (ASICON)
·
2
Advancing Full-Stack Acceleration for SchröDinger-Style Quantum Simulation
2026
·
Shuang Liang
, Yuncheng Lu
, et al.
·
IEEE International Symposium on High-Performance Computer Architecture (HPCA)
·
1
Unifying FPGA Hardware Development
2007
·
Jacob A. Bower
, Wei Ning Cho
, et al.
·
International Conference on Field-Programmable Technology (FPT)
·
1
HM-ROUTER: Joint Model and Harness Routing for Agentic Systems
2026
·
Chen, Hao Mark
, Lee, Royson
, et al.
·
arXiv (Cornell University)
PDF
CODESCA: Co-Design for Spectral Clustering Acceleration
2026
·
Zhengyan Liu
, Ce Guo
, et al.
·
ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA)
Memory-Efficient and Trustworthy Neural Networks via Random Seed-Based Design
2026
·
Hiroaki Ito
, Hikari Otsuka
, et al.
·
IEEE Access
Systematic design for coupled heterogeneous accelerators
2025
·
Tim Todman
, Wayne Luk
·
IEEE International Conference on ASIC (ASICON)
Show more works
View as search
Works count:
10
Citation count:
36
H-index:
3
I10-index:
2
Year
Topic
Type
