Work

Asymmetric Energy Distribution of Interface Traps in n- and p-MOSFETs With $hbox HfO _2$ Gate Dielectric on Ultrathin SiON Buffer Layer