Design of Hybrid Full Adder/Subtractor Using Reversible Logic
Year: 2026
Type: conference-paper
Authors: K. Veeresh, Vilaskumar Patil
Language: English
Subfield: Computational Theory and Mathematics
Field: Computer Science
Domain: Physical Sciences
Open Access status: closed
OpenAlex ID: W7220683061
