Product
Help
Pricing
About
Jobs
Log in
Get started
Author
Add to collection
Zhiliang Xia
Observed names:
Xia, Zhiliang,
Z. L. Xia,
Z. Xia,
Z.L. Xia,
Zhi-Liang Xia,
Zhi-liang Xia
show all 6
Observed institutions:
Chinese Academy of Sciences,
Peking University,
Samsung (South Korea),
Institute of Microelectronics,
University of Chinese Academy of Sciences,
Samsung Electronics (South Korea)
show all 6
ORCID:
0000-0002-1487-2315
Observed ORCID:
0000-0002-1487-2315
OpenAlex ID:
A5101806829
Optimization of Performance and Reliability in 3D NAND Flash Memory
2020
·
Yingjie Ouyang
, Zhiliang Xia
, et al.
·
IEEE Electron Device Letters
·
39
Comprehensive modeling of NAND flash memory reliability: Endurance and data retention
2012
·
Zhiliang Xia
, Dae Sin Kim
, et al.
·
IEEE International Reliability Physics Symposium proceedings
·
38
Monte Carlo Simulation of p- and n-channel GOI MOSFETs by Solving the Quantum Boltzmann Equation
2005
·
G. Du
, X. Liu
, et al.
·
IEEE Transactions on Electron Devices
·
32
Analysis and Optimization of Threshold Voltage Variability by Polysilicon Grain Size Simulation in 3D NAND Flash Memory
2020
·
Tao Yang
, Zhiliang Xia
, et al.
·
IEEE Journal of the Electron Devices Society
·
25
PDF
A novel solution to improve saddle-shape warpage in 3D NAND flash memory
2020
·
Dandan Shi
, Zhiliang Xia
, et al.
·
Semiconductor Science and Technology
·
21
Hydrogen Source and Diffusion Path for Poly-Si Channel Passivation in Xtacking 3D NAND Flash Memory
2020
·
Xinshuai Shen
, Zhiliang Xia
, et al.
·
IEEE Journal of the Electron Devices Society
·
15
PDF
Optimization of Tilted Profile in Ultra-High Aspect Ratio Etch Process for 3D NAND Flash Memory
2021
·
Jinqing He
, Zhiliang Xia
, et al.
·
IEEE Electron Devices Technology & Manufacturing Conference (EDTM)
·
14
A High Density and Low Cost Staircase Scheme for 3D NAND Flash Memory: SDS(Stair Divided Scheme)
2019
·
Peizhen Hong
, Zhiliang Xia
, et al.
·
ECS Journal of Solid State Science and Technology
·
14
PDF
Carrier effective mobilities in germanium MOSFET inversion layer investigated by Monte Carlo simulation
2005
·
Zhiliang Xia
, Gang Du
, et al.
·
Solid-State Electronics
·
14
Gate-Induced Image Force Barrier Lowering in Schottky Barrier FETs
2008
·
Lang Zeng
, Zhiliang Xia
, et al.
·
IEEE Transactions on Nanotechnology
·
13
Investigation of Reducing Bow during High Aspect Ratio Trench Etching in 3D NAND Flash Memory
2018
·
Yuan Ye
, Zhi-Liang Xia
, et al.
·
IEEE International Conference on Solid-State and Integrated Circuit Technology
·
12
Improvement of warpage and leakage for 3D NAND flash memory
2024
·
Kun Zhang
, Wenxi Zhou
, et al.
·
Materials Science in Semiconductor Processing
·
8
An Improved Dimensional Measurement Method of Staircase Patterns With Higher Precision in 3D NAND
2020
·
Peizhen Hong
, Zhiguo Zhao
, et al.
·
IEEE Access
·
7
PDF
An Analytical Potential Model of Double-Gate MOSFETs with Schottky Source/Drain
2006
·
Bojuan Xu
, Zhiliang Xia
, et al.
·
IEEE International Conference on Solid-State and Integrated Circuit Technology
·
7
Activation Enhancement and Grain Size Improvement for Poly-Si Channel Vertical Transistor by Laser Thermal Annealing in 3D NAND Flash
2023
·
Tao Yang
, Zhiliang Xia
, et al.
·
Micromachines
·
6
PDF
Simulation on threshold voltage of L-shaped bottom select transistor in 3D NAND flash memory
2016
·
Xingqi Zou
, Zhiliang Xia
, et al.
·
IEEE International Conference on Solid-State and Integrated Circuit Technology
·
6
Investigation of charge loss mechanisms in planar and raised STI charge trapping flash memories
2010
·
Zhiliang Xia
, Dae Sin Kim
, et al.
·
International Conference on Simulation of Semiconductor Processes and Devices
·
6
Anomalous Negative Bias Temperature Instability Degradation Induced by Source/Drain Bias in Nanoscale PMOS Devices
2008
·
Baoguang Yan
, Jingfeng Yang
, et al.
·
IEEE Transactions on Nanotechnology
·
6
Evaluating the effects of physical mechanisms on the program, erase and retention in the charge trapping memory
2008
·
Y.C. Song
, X.Y. Liu
, et al.
·
International Conference on Simulation of Semiconductor Processes and Devices
·
5
Self-Adaption of the GIDL Erase Promotes Stacking More Layers in 3D NAND Flash
2023
·
Tao Yang
, Bao Zhang
, et al.
·
Micromachines
·
4
PDF
An effective solution to optimize the saddle-shape warpage in 3D IC applications by patterning laser treatment
2022
·
Dongyu Fan
, Zhiliang Xia
, et al.
·
Semiconductor Science and Technology
·
4
PDF
An Emerging Local Annealing Method for Simultaneous Crystallization and Activation in Three-Dimensional Nand Flash
2022
·
Dongyu Fan
, Zhiliang Xia
, et al.
·
IEEE Transactions on Semiconductor Manufacturing
·
4
String select transistor leakage suppression by threshold voltage modulation in 3D NAND Flash Memory
2016
·
Yu Zhang
, Lei Jin
, et al.
·
IEEE International Conference on Solid-State and Integrated Circuit Technology
·
4
Wafer Warpage of Silicon Interposer in Manufacturing Processes for High Density 2.5D Advanced Packaging: Causes, Measurement, Analysis and Optimization
2026
·
Hanwen Cui
, Yanze Gao
, et al.
·
Fundamental Research
·
3
Optimization of Void Defects at TiN/Si:HfO2 Interface for 3-D Ferroelectric Memory
2024
·
Dongxue Zhao
, Zhiliang Xia
, et al.
·
IEEE Transactions on Semiconductor Manufacturing
·
3
Show more works
View as search
Works count:
55
Citation count:
341
H-index:
11
I10-index:
11
Year
Topic
Type
