Get started
Author

Prasenjit Deb

Institution: REVA University
ORCID: 0000-0002-6854-6654
Observed ORCID: 0000-0002-6854-6654
OpenAlex ID: A5022199502
Low Dark Current and High Responsivity UV Detector Based on TiO2 Nanowire/RGO Thin Film Heterostructure
2019 · Prasenjit Deb, Jay Chandra Dhar · IEEE Transactions on Electron Devices · 31
CuO nanowire-based metal semiconductor metal infrared photodetector
2021 · Menuvolu Tetseo, Prasenjit Deb, et al. · Applied Physics A · 27
Fast Response UV Photodetection Using TiO2 Nanowire/Graphene Oxide Thin-Film Heterostructure
2019 · Prasenjit Deb, Jay Chandra Dhar · IEEE Photonics Technology Letters · 26
Boosted photoresponsivity using silver nanoparticle decorated TiO 2 nanowire/reduced graphene oxide thin-film heterostructure
2020 · Prasenjit Deb, Jay Chandra Dhar · Nanotechnology · 24
Graphene oxide charge blocking layer with high K TiO2 nanowire for improved capacitive memory
2021 · Prasenjit Deb, Jay Chandra Dhar · Journal of Alloys and Compounds · 15
Enhanced Absorption and Photoemission from TiO2 Nanowire/Graphene Oxide Thin-Film Heterostructure
2018 · Prasenjit Deb, J.C. Dhar · Journal of Electronic Materials · 14
Simulation of high efficiency hybrid FTO/TiO2/CH3NH3SnI3/RGO based solar cell using SCAPS-1D
2024 · T. Keerthi Priya, Prasenjit Deb, et al. · Optik · 9
Ag nanoparticles capped TiO2 nanowires array based capacitive memory
2021 · Amit Kr. Pandey, Prasenjit Deb, et al. · Journal of Materials Science Materials in Electronics · 8
PDF
UV Photodetection from a p–n Junction-Based GLAD-Fabricated Au/n-TiO2 NW/p-Si Device
2022 · Prasenjit Deb, Sudem Daimary, et al. · Journal of Electronic Materials · 6
Leakage reduction methodology of 1-bit full adder in 180nm CMOS technology
2016 · Prasenjit Deb, Alak Majumder · International Conference on Devices, Circuits and Systems (ICDCS) · 6
Design and Optimization of a Synchronous Full Adder with Clock Gating Technique for ALU Design in 22nm Technology
2024 · M P Tejas, Prasenjit Deb · Asian Conference on Intelligent Technologies (ACOIT) · 5
Numerical investigation and performance improvement of a lead-free WS 2 /CH 3 NH 3 SnI 3 /spiro-OMeTAD solar cell using SCAPS-1D
2026 · T Keerthi Priya, Prasenjit Deb · Physica Scripta · 4
Novel Technique to Minimize Edge Delay and Leakage Power in CMOS Adder Circuits Using 22nm Technology
2025 · Prasenjit Deb, Bapi Debnath, et al. · International Conference on Smart Systems for Applications in Electrical Sciences (ICSSES) · 3
Creating an Effective Advanced Driver Assistance System (ADAS) by Employing Real-Time Lane Detection Utilizing Hough Transformation and CARLA Simulation
2025 · Deepthi Murthy T S, Nayana D K, et al. · International Conference on Smart Systems for Applications in Electrical Sciences (ICSSES) · 3
Ad-hoc Network Based Surveillance Robot
2022 · Ambareesh Laxman Shirwal, Prasenjit Deb, et al. · IEEE International Conference on Electronics, Computing and Communication Technologies (CONECCT) · 2
Power and energy efficient logic design using stacking effect of transistors
2016 · Alak Majumder, Prasenjit Deb, et al. · International Conference on Electrical, Electronics, and Optimization Techniques · 2
Simulation of a high-efficiency lead-free ITO/PCBM/CH3NH3SnI3/CuSCN solar cell using SCAPS-1D
2026 · T. Keerthi Priya, Prasenjit Deb · Journal of Materials Science Materials in Electronics · 1
Magneto-optical tunability of capacitance in ZnO-rGO/LSMO spintronic heterojunctions
2024 · Debajit Deb, Pamulapati Soujanya, et al. · Physica B Condensed Matter · 1
Design and Performance Optimization of Lead Free CH3NH3SnI3 Perovskite Solar Cell by Numerical Simulation
2023 · T Keerthi Priya, Prasenjit Deb, et al. · Workshop on Recent Advances in Photonics (WRAP) · 1
Low Leakage CMOS Circuits Using a 22 Nm NMOS Based Clock Gating Technique
2026 · P. Ranjithkumar, Jarvis. B, et al. · International Conference on Ambient Intelligence, Knowledge Informatics and Industrial Electronics (AIKIIE)
Machine Learning–Driven Adaptive Clock Gating for Power Optimization in RTL-Based Digital Systems
2026 · Jarvis B, P. Ranjithkumar, et al. · International Conference on Smart Systems for Electrical, Electronics, Communication and Computer Engineering (ICSSEECC)
Design of a Low Power Static Random Access Memory (SRAM) with Integration of Clock Gating Technique using 22nm of CMOS Technology
2026 · P. Ranjithkumar, B Jarvis, et al. · International Conference on Distributed Computing and Electrical Circuits and Electronics (ICDCECE)
A CMOS based SAR ADC with Integrated Clock Gating Technique for Low Power Applications
2026 · P. Ranjithkumar, Prasenjit Deb · IEEE International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)
Numerical Investigation of a Lead-Free GaAs/$\text{CH}_{3} \text{NH}_{3} \text{SnI}_{3}$/RGO Perovskite Solar Cell Using SCAPS-1D
2026 · Prasenjit Deb, Anwesha Choudhury, et al.
Securing Docker Containers: Unraveling the Challenges and Solutions
2023 · Bhanumathi, Keerthana. M, et al. · International Conference on Smart Technologies in Computing, Electrical and Electronics (ICSTCEE)
Works count: 28
Citation count: 188
H-index: 8
I10-index: 6
Year
Topic
Type